

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

EP 0 781 039 A2

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
25.06.1997 Bulletin 1997/26

(51) Int Cl. 6: H04N 5/222

(21) Application number: 96309238.2

(22) Date of filing: 18.12.1996

(84) Designated Contracting States:  
DE FR GB IT NL

Fujita, Hiroyuki, c/o Sony Corp. Int. Prop. Dept.  
Shinagawa-ku, Tokyo 141 (JP)  
Kojima, Yuichi, c/o Sony Corp. Int. Prop. Dept.  
Shinagawa-ku, Tokyo 141 (JP)

(30) Priority: 21.12.1995 JP 333703/95

(74) Representative: Pratt, Richard Wilson et al  
D. Young & Co,  
21 New Fetter Lane  
London EC4A 1DA (GB)

(71) Applicant: SONY CORPORATION

Tokyo 141 (JP)

(72) Inventors:


Ito, Norikazu, c/o Sony Corp. Int. Prop. Dept.  
Shinagawa-ku, Tokyo 141 (JP)

### (54) Audiovisual data recording and reproduction apparatus

(57) In a video data recording and reproduction apparatus a plurality of input/output control circuits (10<sub>1</sub>...10<sub>n</sub>) control the input and output of video data between the recording and reproducing apparatus and an external apparatus based on a control signal received from

the external apparatus. Predetermined special effect processing is performed on the video data reproduced from a storage medium (26) by the recording and reproduction apparatus. The recording and reproduction apparatus stores the processed video data on the storage medium.

FIG. 3



EP 0 781 039 A2

BEST AVAILABLE COPY

### Description

The present invention relates to a data recording and reproduction apparatus. Illustrative embodiments of the invention relate to video and/or audio recording and reproducing apparatus.

For example, in a television broadcasting station, a video to be telecast in a news program etc. is usually produced by recording and individually managing the video (stock video) and audio serving as the basis of the video to be telecast by a TV camera etc. including a video tape recorder (VTR) on video tapes and having an editor use a VTR in the editing room according to need to reproduce one or more of the audio and/or video data (AV data) recorded on the video tapes and combining the reproduced stock videos to record the video to be actually broadcast on another tape.

However, when the stock videos are managed in the state recorded on video tapes, the work efficiency in selecting the necessary videos from among the large number of stock videos becomes poor. Further, there also exists a need to convey the tapes on which the stock videos are recorded from the storage place to the editing room. Further, it is difficult for a number of editors to use the same stock videos. Such a problem is particularly notable when a large number of stock videos are used for the production of one news video.

Further, the news video produced on the tape is generally carried to and load by hand into a VTR for transmitting the program or a cart machine containing the VTR for transmitting the program. However, since it is necessary to perform the operations such as management of the news videos or changing the order of transmission at the stage of transmitting the program by hand, the efficiency is poor and mistakes can occur due to human error, so the system lacks reliability.

In order to solve such a problem, use is made of a so-called server system as used in a computing system for enabling centralized management and use of the stock videos or the videos for broadcast and therefore shared use of stock videos.

Figure 1 is a view of an example of the configuration of a example of a server system 8 for audio and/or video data.

As shown in Fig. 1, the server system 8 is basically configured by the basic component elements of the computer, that is, a CPU 401, ROM 402, RAM 403, high speed bus 404, device interfaces 405<sub>m</sub>, data recording and reproduction apparatuses 406<sub>m</sub> connected via the same, input/output interfaces 407<sub>n</sub>, audio and/or video data compressing means 408<sub>n</sub> connected via the same, and audio and/or video data expanding means 409<sub>n</sub> corresponding to the audio and/or video data compressing means 408<sub>n</sub>.

Further, where the server system 8 is realized on a computer different from the host application system, a LAN use interface 411 connecting a LAN 410 and the server system 8 is provided.

When the server system 8 records the audio and/or video data, the audio and/or video data compressing means 408<sub>n</sub> compress the input audio and/or video data S40<sub>n</sub> to generate the compressed audio and/or video data S41<sub>n</sub> and transfer the same via the input/output interfaces 407<sub>n</sub> to the high speed bus 404.

The compressed audio and/or video data transferred to the high speed bus 404 are usually temporarily stored (buffered) in the RAM 403 for the data flow rate control etc. and then transferred to the bus 404 again and appropriately recorded in the data recording and reproduction apparatuses 406<sub>m</sub> via the device interfaces 405<sub>m</sub>.

Further, when the server system 8 reproduces the audio and/or video data, the compressed audio and/or video data recorded in the data recording and reproduction apparatuses 406<sub>n</sub> are reproduced and then transferred via the device interfaces 405<sub>m</sub> to the high speed bus 404.

The compressed audio and/or video data transferred to the high speed bus 404 are buffered in the RAM 403 for the data flow rate control etc. in the same way as that at the recording, transferred again to the high speed bus 404, pass through the input/output interfaces 407<sub>n</sub>, and become the input data S42<sub>n</sub> to the audio and/or video data expanding means 409<sub>n</sub>.

The audio and/or video data expanding means 409<sub>n</sub> decode the video signals S43<sub>n</sub> from the input data S42<sub>n</sub> and output the same from the system.

When the server system 8 records and reproduces the audio and/or video data, the operations of all of the input/output interfaces 407<sub>n</sub>, the high speed bus 404, and the device interfaces 405<sub>m</sub> are controlled by the CPU 401 based on the commands transferred from the application system via the LAN 410, LAN use interface 411, high speed bus 404, and RAM 403.

Note that, where the operation commands are supplied from not the application system, but from the input/output side of the video signal, control lines S44<sub>n</sub> connected to the input/output interfaces 407<sub>n</sub> as indicated by the broken lines in Fig. 1 become necessary. In this case, the commands supplied from the control lines S44<sub>n</sub> are communicated to the CPU 401 via the input/output interfaces 407<sub>n</sub>, the high speed bus 404, and the RAM 403, and the CPU 401 controls the operation of the input/output interfaces 407<sub>n</sub>, high speed bus 404, and the device interfaces 405<sub>m</sub> based on the commands supplied from the control lines S44<sub>n</sub>.

Figure 2 is a view of the configuration of an editing system 9 using the server system 8 shown in Fig. 1.

When audio and/or video data are edited by using the server system 8, as shown in for example Fig. 2, use is made of an editing system 9 comprised of editing apparatuses 90<sub>1</sub> and 90<sub>2</sub>, connected to a server system 8, each of which having two audio and/or video data input terminals and one audio and/or video output terminal (AV) and a control signal terminal (C) corresponding to each of these audio and/or video signal input/output ter-

minals and performing cutting to connect a plurality of audio and/or video data or addition of special effects to the audio and/or video data. The editor edits the audio and/or video data supplied from the server system 8 by using the editing apparatuses 90<sub>1</sub> and 90<sub>2</sub> and records the result in the server system 8 again.

However, the server system 8 shown in Fig. 1 is not always suitable for recording and reproducing the high quality audio and/or video data of a television broadcasting station. The reason for this will be explained below.

First, if the server system 8 were to handle the high quality audio and/or video data of a level as used in a television broadcasting station, the data transfer capability of its bus would be insufficient and the system size or an expansion property of the system would be limited.

That is, the data rate of the current digital format of the television, audio and/or video data is 100 Mbps or more. Also, the coded audio and/or video data obtained by high efficient coding of this audio and/or video data has a data rate of about 30 Mbps (4 MBps), as disclosed in, for example, the CCIR recommendation 723, taking the deterioration due to the editing into account.

For example, if trying to allow eight editors to simultaneously perform editing (so-called AB roll editing) using two stock videos of 30 Mbps (4 MBps) in the server system 8, when taking the necessity of buffering the audio and/or video data as mentioned above into account, as much as 48 (= 3 (due to the necessity of simultaneously reproducing two stock videos) and recording one video after editing) x 2 (reciprocal for buffering) x 8 (number of editors) series of coded audio and/or video data would be simultaneously transferred on the high speed bus 404. Accordingly, an effective data transfer rate of 192 Mbps at the lowest would be required for just the transfer of the coded audio and/or video data to the high speed bus 404.

Further, when transferring the audio and/or video data to the input/output interfaces 407<sub>n</sub>, there is a limitation, inherent in the server system 8 in a television broadcasting station, that no instantaneous disconnection may occur. Therefore, there also arises a problem of the processing capability of the CPU 401 controlling the high speed bus 404 and the RAM 403. In addition, the physical transfer speed of the bus in a high performance computer is usually about 100 Mbps. According to the configuration of the server system 8, shown in Fig. 1, realization of editing in which as many as about eight editors can share the use of the stock video is not always technically easy.

Further, when realizing a server system useable in a television broadcasting station, the server system must be brought into slave synchronization with a synchronization signal or time stamp supplied from the outside.

Usually, the transmission and reception of audio and/or video data between the broadcasting equipment in a television broadcasting station are carried out in strict synchronization with a reference synchronization

signal or time code for the audio and/or video data.

Accordingly, to connect the already existing broadcasting apparatuses with a server system, it is necessary to input and output (input/output) the audio and/or video data of the server system in synchronization with the reference synchronization signal or the like. However, in a server system 8, which performs the transfer of audio and/or video data by using a basically asynchronously operating computer, it is not always easy to input/output the audio and/or video data in synchronization with a reference synchronization signal or time code.

That is, in the server system 8 having the configuration shown in Fig. 1, when the transfer and exchange (routing) of the audio and/or video data are carried out by using the asynchronous high speed bus 404 and RAM 403, after the audio and/or video data to be originally transmitted in synchronization with the reference synchronization signal etc. have passed through the asynchronous transfer system inside the server system 8, synchronous/asynchronous conversion processing for bringing the same into synchronization with the external reference synchronization signal again becomes necessary. Therefore, the size of the apparatus becomes larger and also the manufacturing cost rises.

Further, in the editing system 9 shown in Fig. 2, each of the editing apparatuses 90<sub>1</sub> and 90<sub>2</sub> must be provided with all of the data processing means for the editing. Provision, for example, of an expensive data processing means which is rarely used in each of the editing apparatuses 90<sub>1</sub> and 90<sub>2</sub> raises the cost of the editing apparatuses 90<sub>1</sub> and 90<sub>2</sub>.

The server system 8 and the editing system 9 shown in Fig. 1 suffer from the problems as mentioned above. It is necessary to find measures to solve these problems.

An embodiment of the present invention seeks to provide in a broadcasting system of a television broadcasting station, audio and/or video data recording and reproduction apparatus whereby the size and functions of the server system for the audio and/or video data can be changed in accordance with the size of operations of the individual television broadcasting station or the type of operations to which the broadcasting system is applied in the same television broadcasting station, the change of the functions and configuration is easy, the expandability is high, and the cost is low.

Further, another embodiment of the present invention seeks to provide an audio and/or video data recording and reproduction apparatus which can supply the audio and/or video data serving as stock for a plurality of editing apparatuses in an editing system, can record the edited data, and in addition enables shared use of an expensive data processing means for editing among these editing apparatuses and consequently can lower the cost of the editing apparatus.

A video data recording and reproduction apparatus of the present invention comprises: a recording and reproducing means for recording and reproducing video

data with respect to a storage medium; a plurality of input/output control means for receiving a control signal from an external apparatus and inputting and outputting the video data between the recording and reproducing means and the external apparatus based on the control signal; and a data processing means for performing predetermined special effect processing on the received video data based on the control signal received from the external apparatus via the input/output control means and supplying the processed video data to the recording and reproducing means.

Preferably the recording and reproducing means responds to the control signal from the external apparatus via the input/output control means and supplies to the data processing means, data indicating the area on the storage medium in which video data to be reproduced is stored and the data indicating the area on the storage medium in which video data processed by the special effect processing by the data processing means is stored and the data processing means makes the recording and reproducing means reproduce the video data based on the received data indicating the area and make the recording and reproducing means store the video data processed by the predetermined special effect processing to the storage medium.

Further, preferably the data processing means makes the recording and reproducing means store only the video data in a video period processed by the predetermined special effect processing.

Further, preferably when the input/output control means receives a request for reproduction of video data processed by the predetermined special effect processing from the external apparatus, the recording and reproducing means reproduces the video data in a video period processed by the predetermined special effect processing and the video data to be assigned forward and backward thereof based on the data indicating the area received from the recording and reproducing means.

An audio and/or video data recording and reproduction apparatus of the present invention comprises: a recording and reproducing means for recording and reproducing audio and/or video data with respect to the storage medium; a plurality of input/output control means for receiving a control signal from an external apparatus respectively and inputting and outputting the audio and/or video data between the recording and reproducing means and the external apparatus based on the control signal; and a data processing means for performing predetermined special effect processing on the received audio and/or video data based on the control signal received from the external apparatus via the input/output control means and supplying the processed audio and/or video data to the recording and reproducing means.

A better understanding of the present invention will be more apparent from the following illustrative description given with reference to the accompanying drawings, wherein:

Fig. 1 is a view of an example of a conventional server system for audio and/or video data;

Fig. 2 is a view of an example of a conventional editing system for audio and/or video data;

Fig. 3 is a view of the configuration of a data recording and reproduction apparatus according to a first embodiment of the present invention;

Fig. 4 is a view of the configuration of a first AV data input/output circuit;

Fig. 5 is a view of a signal sequence between component parts of a data recording and reproduction apparatus where the audio and/or video data are recorded in a storage device shown in Fig. 3;

Fig. 6 is a view of the signal sequence between structural parts of the data recording and reproduction apparatus where the audio and/or video data recorded in the storage device are reproduced;

Fig. 7 is a view of the configuration of an AV data input/output control circuit according a second embodiment of the present invention;

Fig. 8 is a view of the configuration of a data recording and reproduction apparatus according to a third embodiment of the present invention;

Fig. 9 is a view of the configuration of an AV data processing circuit for compressed audio and/or video data of a third embodiment;

Fig. 10 is a view of the configuration of an AV data processing circuit for noncompressed audio and/or video data of the third embodiment;

Figs. 11A to 11H are views illustrating the contents of the processing performed by the processing circuits of the data processing circuits shown in Fig. 9 and Fig. 10 with respect to audio and/or video data;

Fig. 12 is a view of the signal sequence among the component parts of the data recording and reproduction apparatus when the data processing circuits shown in Fig. 9 and Fig. 10 perform the processing with respect to the audio and/or video data reproduced by the recording apparatus; and

Fig. 13 is a view illustrating the connection configuration of the external apparatus shown in Fig. 3 and the data recording and reproduction apparatus shown in Fig. 8.

Below, a first embodiment of the present invention will be explained.

Figure 3 is a view of the configuration of a data recording and reproduction apparatus 1 according to a first embodiment of the present invention.

As shown in Fig. 3, the data recording and reproduction apparatus 1 is constituted by n number of audio and/or video data input/output control circuits (AV data input/output control circuits) 10<sub>1</sub> to 10<sub>n</sub>, a recording and reproduction control circuit 34, a synchronous/asynchronous conversion circuit 24, a storage device 26 having a hard disk array, a synchronization signal interface circuit (synchronization signal IF circuit) 28, a time code interface circuit (TCIF circuit) 30, and a multiplexing con-

trol interface circuit (multiplexing IF circuit) 32.

In the data recording and reproduction apparatus 1, the AV data input/output control circuits 10<sub>i</sub> to 10<sub>n</sub> and the synchronous/asynchronous conversion circuit 24 are connected to each other via a data bus 22, while the recording and reproduction controlling circuit 34, the AV data input/output control circuits 10<sub>i</sub> to 10<sub>n</sub>, and the storage device 26 are connected to each other via a control bus 20.

Further, the AV data input/output control circuits 10<sub>i</sub> receive as input a reference synchronization signal S28 from the outside, for example, an external apparatus 2 (host controller system) such as an editing device via the synchronization signal IF circuit 28 according to need, receive as input a time code S30 indicating the time of the audio and/or video data and used for the establishment of synchronization via the TCIF circuit 30, and receive as input a package control signal S32 controlling the operation of the AV data input/output controlling circuits 10<sub>i</sub> to 10<sub>n</sub>, all together via the multiplexing IF circuit 32.

Further, the data recording and reproduction apparatus 1 can transfer the audio and/or video data on the data bus 22 in synchronization with the reference synchronization signal and time code etc. input from the outside. Further, package input/output control with respect to a plurality of audio and/or video data becomes possible by connecting a host application system such as an editing apparatus via the AV data input/output control circuits 10<sub>i</sub> to 10<sub>n</sub>.

By these component parts, the data recording and reproduction apparatus 1 disperses the load of the input/output control and the recording and reproduction control regarding the audio and/or video data, simultaneously inputs and outputs the audio and/or video data of multiple channels, and records and reproduces the same.

Figure 4 is a view of the configuration of the first AV data input/output control circuits 10<sub>i</sub> (i is integer; 1 ≤ i ≤ n, same below).

Where noncompressed audio and/or video data are input and output between the external apparatus 2 and the storage device 26, as shown in Fig. 4, use is made of the first AV data input/output control circuits 10<sub>i</sub> each constituted by a microprocessor (CPU) 102, a memory circuit (MEM) 112, and a data bus interface circuit (data bus IF) 114.

In such a AV data input/output control circuit 10<sub>i</sub>, the microprocessor 102 is constituted by a single chip microprocessor etc. including a ROM storing for example the programs.

Further, the microprocessor 102 transmits and receives the control signals S10a, with the external apparatus 2 and transmits and receives the control signals with the recording and reproduction controlling circuit 34 via the control bus 20.

Further, the microprocessor 102 controls the operation of the memory circuit 112 and the data bus IF 114

to control the input/output of the audio and/or video data between the external apparatus 2 and the storage device 26 based on the control signal input from the recording and reproduction control circuit 34, the control signals S10a, input from the external apparatus 2, and, if necessary, the reference synchronization signal S28, reference synchronization signal S28 input via the TCIF circuit 30 and the multiplexing IF circuit 32, the time code S30, and the package control signal S32.

10 The data bus IF 114 inputs and outputs the audio and/or video data via the data bus 22 with the storage device 26 under the control of the microprocessor 102. That is, it outputs the audio and/or video data buffered in the memory circuit 112 to the storage device 26 (synchronous/asynchronous conversion circuit 24) and outputs the audio and/or video data input from the storage device 26 to the data memory circuit 112.

15 The memory circuit 112 buffers the audio and/or video data S10b, input from the external apparatus 2 under the control of the microprocessor 102 and outputs the same via the data bus IF 114 to the storage device 26 (synchronous/asynchronous conversion circuit 24).

20 Further, the memory circuit 112 buffers the audio and/or video data input from the storage device 26 via the data bus IF 114 and outputs the same as the audio and/or video data S10c, to the external apparatus 2.

25 Referring to Fig. 3 again, the component parts of the data recording and reproduction apparatus 1 other than the AV data input/output control circuits 10<sub>i</sub> will be explained.

30 The recording and reproduction control circuit 34 transmits and receives the control signal with the AV data input/output control circuits 10<sub>i</sub>, the synchronous/asynchronous conversion circuit 24, and the storage device 26 via the control bus 20 to control the operation of these component parts.

35 Further, the recording and reproduction controlling circuit 34 manages the recording regions of the storage device 26, determines the recording region of the storage device 26 in which the audio and/or video data are to be recorded when it receives a recording request signal of the audio and/or video data with respect to the storage device 26 from an AV data input/output control circuit 10<sub>i</sub>, and notifies this to the AV data input/output control circuit 10<sub>i</sub>, while when the reproduction request signal of the audio and/or video data recorded in the storage device 26 is requested from the AV data input/output control circuit 10<sub>i</sub>, searches for the recording region of the storage device 26 in which the audio and/or video data to be reproduced are recorded and notifies the found recording region to the AV data input/output control circuit 10<sub>i</sub>.

40 The synchronization signal IF circuit 28 receives the reference synchronization signal such as a house clock used for establishing synchronization of the broadcast apparatus in the television broadcasting station in synchronization with the audio and/or video data 10b, and 10c, handled by the external apparatus 2 and supplies

the same as the reference synchronization signal S28 to the AV data input/output control circuits 10<sub>i</sub> and the synchronous/asynchronous conversion circuit 24.

The TCIF circuit 30 receives a time code which is input from the outside such as the external apparatus 2, indicates the elapsed time or display time of the audio and/or video data etc., and is used for establishing synchronization between the audio and video in the external apparatus 2 and supplies the same as the time code S30 to the AV data input/output control circuits 10<sub>i</sub> and the synchronous/asynchronous conversion circuit 24.

The multiplexing IF circuit 32 receives the package control signal which is input from the outside such as the external apparatus 2, instructs the same processing content with respect to all of the AV data input/output control circuits 10<sub>1</sub> to 10<sub>n</sub>, and controls them together and supplies this as the package control signal S32 to the AV data input/output control circuits 10<sub>1</sub> to 10<sub>n</sub>.

The synchronous/asynchronous conversion circuit 24 is used where data transfer in synchronization with the reference synchronization signal S28 or the time code S30 is carried out on the data bus 22, asynchronously records the audio and/or video data input from the AV data input/output control circuits 10<sub>i</sub> via the data bus 22 in synchronization with these signals in the storage device 26, and outputs the audio and/or video data asynchronously reproduced by the storage device 26 to the AV data input/output control circuits 10<sub>i</sub> via the data bus 22 in synchronization with these signals.

The storage device 26 records the audio and/or video data input from the AV data input/output control circuits 10<sub>i</sub> via the data bus 22 and the synchronous/asynchronous conversion circuit 24 on the predetermined recording medium, for example, a hard disc, magnetic-optical disc, or semiconductor memory, under the control of the recording and reproduction control circuit 34 via the control bus 20 and reproduces the recorded audio and/or video data and outputs the same to the AV data input/output control circuits 10<sub>i</sub> via the synchronous/asynchronous conversion circuit 24 and the data bus 22.

Below, the operation of the data recording and reproduction apparatus 1 will be explained.

Figure 5 is a view of the signal sequence between component parts of the data recording and reproduction apparatus 1 where the audio and/or video data are recorded in the storage device 26. Note that, in Fig. 5, exceptional processing such as a case where there is no empty recording region in the storage device 26 is omitted for the simplification of the explanation.

As shown in Fig. 5, the recording request signal is output from the external apparatus 2 to an AV data input/output control circuit 10<sub>i</sub> as the control signal S10a.

The AV data input/output control circuit 10<sub>i</sub> receiving the recording request signal outputs the recording request signal to the recording and reproduction control circuit 34 via the control bus 20.

The recording and reproduction control circuit 34 receiving the recording request signal searches for an

empty recording region of the storage device 26 and outputs the region assignment signal indicating the recording region assigned to the audio and/or video data for which the recording was requested to the AV data input/output control circuit 10<sub>i</sub> and the storage device 26.

The AV data input/output control circuit 10<sub>i</sub> receiving the region assignment signal outputs a recording enable signal to the external apparatus 2 as the control signal S10a.

10 The external apparatus 2 receiving the recording enable signal outputs a recording command signal to the AV data input/output control circuit 10<sub>i</sub>, and the AV data input/output control circuit 10<sub>i</sub> outputs the recording command signal received to the storage device 26 via the control bus 20.

Further, the external apparatus 2 outputs the real time audio and/or video data S10b<sub>i</sub> (not illustrated in Fig. 5) for which the recording is requested to the storage device 26 to the AV data input/output control circuit 10<sub>i</sub>.

15 20 The audio and/or video data S10b<sub>i</sub> output by the external apparatus 2 is recorded in the storage device 26 via the AV data input/output control circuit 10<sub>i</sub> and the data bus 22.

When the audio and/or video data are recorded in 25 all of the recording regions assigned by the recording and reproduction control circuit 34, the storage device 26 outputs a recording completion notification signal to the AV data input/output control circuit 10<sub>i</sub> via the control bus 20.

30 The AV data input/output control circuit 10<sub>i</sub> receiving the recording completion notification signal outputs the recording completion notification signal to the external apparatus 2.

Figure 6 is a view of the signal sequence between 35 the component parts of the data recording and reproduction apparatus 1 where the audio and/or video data recorded in the storage device 26 are reproduced. Note that, in Fig. 6, for the simplification of explanation, exceptional processing such as a case where the audio and/or video data for which the reproduction was requested are not recorded in the storage device 26 is omitted.

40 As shown in Fig. 6, the external apparatus 2 outputs the reproduction request signal requesting the reproduction of the audio and/or video data recorded in the storage device 26 to an AV data input/output control circuit 10<sub>i</sub> as the control signal S10a.

The AV data input/output control circuit 10<sub>i</sub> receiving the reproduction request signal outputs the reproduction request signal to the recording and reproduction control circuit 34 via the control bus 20.

45 50 The recording and reproduction control circuit 34 receiving the reproduction request signal searches for the region of the storage device 26 in which the audio and/or video data for which the reproduction was requested is recorded and outputs a region notification signal indicating the found recording region to the AV data input/output control circuit 10<sub>i</sub> and the storage device 26 via

the control bus 20.

The AV data input/output control circuit 10, receiving the region notification signal outputs a reproduction enable signal as the control signal 10a, to the external apparatus 2.

The external apparatus 2 receiving the reproduction enable signal outputs a reproduction command signal as the control signal S10a, to the AV data input/output control circuit 10<sub>i</sub>, and the AV data input/output control circuit 10<sub>j</sub> receiving the reproduction command signal outputs the reproduction command signal via the control bus 20 to the storage device 26.

The storage device 26 receiving the reproduction command signal reproduces the audio and/or video data for which the reproduction was requested from the recording region indicated by the region notification signal received from the recording and reproduction control circuit 34 and outputs this to the AV data input/output control circuit 10, via the data bus 22.

The AV data input/output control circuit 10<sub>i</sub> outputs the audio and/or video data received from the storage device 26 as the audio and/or video data S10c<sub>i</sub> to the external apparatus 2 (not illustrated in Fig. 6).

The storage device 26 outputs the reproduction completion notification signal to the AV data input/output control circuit 10, via the control bus 20 when terminating the reproduction of all of the audio and/or video data from the recording region indicated by the region notification signal received from the recording and reproduction control circuit 34.

The AV data input/output control circuit 10<sub>i</sub> receiving the reproduction completion notification signal outputs the reproduction completion notification to the recording and reproduction control circuit 34 via the control bus 20.

The recording and reproduction control circuit 34 receiving the reproduction completion notification signal outputs the reproduction completion recognition notification signal to the AV data input/output control circuit 10, via the control bus 20.

The AV data input/output control circuit 10<sub>i</sub> receiving the reproduction completion recognition notification outputs the reproduction processing completion notification signal to the external apparatus 2 as the control signal S10a.

Note that, where the same control signal (package control signal S32) is input to all of the AV data input/output control circuits 10<sub>i</sub> to 10<sub>n</sub> from the outside such as the external apparatus 2 via the multiplexing IF circuit 32, all of the AV data input/output control circuits 10<sub>i</sub> to 10<sub>n</sub> perform the same recording or reproduction operation.

Further, where the AV data input/output control circuits 10<sub>i</sub> to 10<sub>n</sub> and the synchronous/asynchronous conversion circuit 24 are controlled so that the reference synchronization signal S28 or the time code S30 is input from the synchronization signal IF circuit 28 or the TCIF circuit 30 and the recording and reproduction control circuit 34 performs the data transfer in synchronization

with the reference synchronization signal S28 or the time code S30, the transfer of the audio and/or video data on the data bus 22 is carried out in synchronization with these signals.

Below, a second embodiment of the present invention will be explained.

Figure 7 is a view of the configuration of a AV data input/output control circuit 40, according to a second embodiment of the present invention.

As shown in Fig. 7, the AV data input/output control circuit 40, has a structure obtained by adding a compressing and coding circuit 120 and an expanding and decoding circuit 122 between the memory circuit 112 of the AV data input/output control circuit 10<sub>i</sub> shown in Fig. 4 and the external apparatus 2.

The AV data input/output control circuit 40, is used in place of the AV data input/output control circuit 10<sub>i</sub> to input and output the noncompressed audio and/or video data 10b<sub>i</sub> and 10c<sub>i</sub> with the external apparatus 2 in the data recording and reproduction apparatus 1 shown in Fig. 3 and records and reproduces the compressed and coded audio and/or video data with respect to the storage device 26.

The compressing and coding circuit 120 compresses and codes the noncompressed audio and/or video data S10b<sub>i</sub> input from the external apparatus 2 by a compressing and coding system such as the MPEG and outputs the resultant data to the memory circuit 112.

The expanding and decoding circuit 122 expands and decodes the compressed and coded audio and/or video data input from the data bus IF 114 and outputs the resultant data as the audio and/or video data S10c<sub>i</sub> to the external apparatus 2.

Below, the operation of the data recording and reproduction apparatus 1 using the AV data input/output control circuit 40, in place of the AV data input/output control circuit 10<sub>i</sub> will be simply explained.

By the signal sequence shown in Fig. 5, the noncompressed audio and/or video data input from the external apparatus 2 to the compressing and coding circuit 120 are compressed and coded by the compressing and coding circuit 120, output to the storage device 26 via the memory circuit 112 and the data bus IF 114, and recorded on the predetermined recording medium by the storage device 26.

Further, by the signal sequence shown in Fig. 6, the compressed audio and/or video data reproduced from the storage device 26 are input to the expanding and decoding circuit 122 via the data bus IF 114 and the memory circuit 112, expanded and decoded, and then output to the external apparatus 2.

By providing the compressing and coding circuit 120 and the expanding and decoding circuit 122 in the AV data input/output control circuit 40, the audio and/or video data S10<sub>i</sub> input as the audio and/or video data of the base band can be compressed and coded and recorded in the storage device 26 and the compressed audio and/or video data reproduced by the storage de-

vice 26 can be output as the audio and/or video data S10c<sub>i</sub> of the base band to the external apparatus 2.

Note that, it is also possible to constitute the compressing and coding circuit 120 and the expanding and decoding circuit 122 to handle either of the audio data or the video data.

Further, where synchronous data transfer in the control bus 20 is not necessary, it is also possible to omit the synchronous/asynchronous conversion circuit 24 or to stop the operation of the synchronous/asynchronous conversion circuit 24.

Below, a third embodiment of the present invention will be explained.

It is possible to constitute a similar editing system to the editing system 9 shown in Fig. 2 even using the data recording and reproduction apparatus 1 shown in the first embodiment. In the editing system 9 shown in Fig. 2, however, all editing apparatuses must be provided with all of the data processing means.

The data recording and reproduction apparatus 3 shown in the third embodiment was made so as to solve such a problem and adopts a configuration in which a data processing circuit 60 is added to the data recording and reproduction apparatus 1 so that the data processing circuit 60 can be used in common among a plurality of external apparatuses 2 such as editing apparatuses.

Figure 8 is a view of the configuration of a data recording and reproduction apparatus 3 according to a third embodiment of the present invention. Note that, among the component parts of the data recording and reproduction apparatus 3 shown in Fig. 8, the same component parts as those of the data recording and reproduction apparatus 1 shown in Fig. 1 are given the same reference numerals.

As shown in Fig. 8, the data recording and reproduction apparatus 3 has, as the same component parts as those of the data recording and reproduction apparatus 1 shown in the first embodiment and the second embodiment, n number of AV data input/output control circuits 10<sub>1</sub> to 10<sub>n</sub> for the audio and/or video data, a recording and reproduction control circuit 34, a synchronous/asynchronous conversion circuit 24, a storage device 26, a synchronization signal IF circuit 28, a TCIF circuit 30, and a multiplexing IF circuit 32. Further, the data recording and reproduction apparatus 3 has an AV data processing circuit 60 as a different component part from that of the data recording and reproduction apparatus 1 shown in the first embodiment and the second embodiment.

In the data recording and reproduction apparatus 3, the AV data processing circuit 60 performs a predetermined processing with respect to the audio and/or video data reproduced from the storage device 26, for example, a special effect processing such as processing for making the boundary of the two scenes in the audio and/or video data comprising of two scenes appear to gradually shift from the video before the boundary to the video after the boundary.

Note that, the AV data processing circuit 60 is connected to the synchronous/asynchronous conversion circuit 24 via the data bus 22 in the same way as the AV data input/output control circuits 10<sub>1</sub> to 10<sub>n</sub>. Further, the

AV data processing circuit 60 is connected to the recording and reproduction control circuit 34 and the storage device 26 via the control bus 20.

Further, the AV data processing circuit 60 receives as input the reference synchronization signal S28 from the external apparatus 2 via the synchronization signal IF circuit 28 according to need in the same way as the AV data input/output control circuits 10<sub>1</sub> to 10<sub>n</sub>.

Further, the AV data processing circuit 60 receives as input a time code S30 which indicates the time of the audio and/or video data used for the establishment of synchronization via the TCIF circuit 30.

Further, the AV data processing circuit 60 receives as input the package control signal S32 via the multiplexing IF circuit 32 which is used for controlling the operations of the AV data input/output control circuits 10<sub>1</sub> to 10<sub>n</sub> and the AV data processing circuit 60 together.

In this way, in the data recording and reproduction apparatus 3, transfer of the audio and/or video data on the data bus 22 in synchronization with the reference synchronization signal and time code etc. input from the outside is possible.

Figure 9 is a view of the configuration of the AV data processing circuit 60 for the compressed audio and/or video data in the third embodiment. Note that, among the component parts of the AV data processing circuit 60 shown in Fig. 9, the same component parts as those of the AV data input/output control circuits 10<sub>1</sub> to 10<sub>n</sub> shown in Fig. 4 are given the same reference numerals.

The data processing circuit 60 is used where the audio and/or video data compressed and coded by the storage device 26 are recorded and reproduced. As shown in Fig. 9, the data processing circuit 60 is constituted by a microprocessor 102, a memory circuit 112, a data bus IF 114, a compressing circuit 120, an expanding circuit 122, buffer circuits 600<sub>1</sub> and 600<sub>2</sub>, a processing circuit 602, and a buffer circuit 604. The data processing circuit 60 once expands and decodes the compressed audio and/or video data reproduced in the storage device 26 by these component parts, performs the predetermined processing, compresses and encodes the same again, and records the resultant data in the storage device 26.

The buffer circuits 600<sub>1</sub> and 600<sub>2</sub> constitute a double buffer and buffer the noncompressed audio and/or video data expanded and decoded by the expanding circuit 122 under the control of the microprocessor 102. That is, for example the buffer circuits 600<sub>1</sub> and 600<sub>2</sub> buffer two different series of audio and/or video data to be edited by the buffer circuits 600<sub>1</sub> and 600<sub>2</sub>; while the processing circuit 602 performs the processing such as fade-in and fade-out etc. with respect to the audio and/or video data buffered by the buffer circuits 600<sub>1</sub> and 600<sub>2</sub>. Note that, as this processing, in addition to fade-

in and fade-out, there are the processings such as wiping, dissolving and mixing.

The processing circuit 602 performs predetermined processing with respect to the noncompressed audio and/or video data input from the buffer circuits 600<sub>1</sub> and 600<sub>2</sub>, such as special effect processing for making, for example, the boundary of the audio and/or video data obtained as the result of the editing appear to gradually shift from the video (A) before the boundary to the video (B) after the boundary (such processing will be also referred to as fade-in and fade-out).

The buffer circuit 604 buffers the audio and/or video data subjected to the predetermined processing by the processing circuit 602 and matches the timing of input and output of the audio and/or video data between the processing circuit 602 and the memory circuit 112.

Figure 10 is a view of the configuration of the AV data processing circuit 62 for the noncompressed audio and/or video data in the third embodiment. Note that, among the component parts of the AV data processing circuit 60 shown in Fig. 9, the same references are given to the same component parts as the AV data input/output control circuits 10<sub>1</sub> to 10<sub>n</sub> shown in Fig. 4 and the data processing circuit 60 shown in Fig. 9.

Note that where the storage device 26 records and reproduces the noncompressed audio and/or video data or, where the storage device 26 includes the compressing circuit 120 and the expanding circuit 122 etc. in place of the data processing circuit 60, as shown in Fig. 10, an AV data processing circuit 62 obtained by removing the memory circuit 112, the compressing circuit 120, and the expanding circuit 122 from the data processing circuit 60 can be used.

Figures 11A to 11F are views illustrating the contents of processing to be performed by the processing circuit 602 of the data processing circuits 60 and 62 shown in Fig. 9 and Fig. 10 with respect to the audio and/or video data.

As shown in Fig. 11A, the processing circuit 602 receives the audio and/or video data A via the buffer circuit 600<sub>1</sub>. And as shown in Fig. 11B, the audio and/or video data B via the buffer circuit 600<sub>2</sub>.

The processing circuit 602 mixes the audio and/or video data a (Fig. 11C) and b (Fig. 11D) between the boundary parts of these audio and/or video data (point IN to point OUT shown in Fig. 11A and Fig. 11B) so that a state where the ratio of the audio and/or video data a is larger gradually changes to a state where the ratio of the audio and/or video data b is larger and thereby generates the audio and/or video data C as shown in Fig. 11E. Further, the processing circuit 602 inserts the audio and/or video data C between the audio and/or video data A' before the point IN and the audio and/or video data B' after the point OUT (Fig. 11F) as shown in Fig. 11G to generate the audio and/or video data after the AB roll processing (Fig. 11H) and outputs this to the storage device 26. Note that, it is possible to supply only the audio and/or video data C to the storage device 26 so that this

is stored in the storage device 26.

Below, the operation of the data recording and reproduction apparatus 3 will be explained.

Figure 12 is a view of a signal sequence among the component parts of the data recording and reproduction apparatus 3 when the data processing circuit 60 (62) shown in Fig. 9 and Fig. 10 performs the processing with respect to the audio and/or video data reproduced by the storage device 26. Note that, in Fig. 12, exceptional processing is omitted.

As shown in Fig. 12, a special effect preparation request signal is output as the control signal S10a<sub>i</sub> from the editing apparatus (external apparatus 2<sub>i</sub>) connected to the AV data input/output control circuit 10<sub>i</sub> to the AV data input/output control circuit 10<sub>j</sub>. The AV data input/output control circuit 10<sub>i</sub> outputs the special effect preparation request signal to the recording and reproduction control circuit 34, and the recording and reproduction control circuit 34 outputs the special effect preparation request signal to the data processing circuit 60 (62).

The data processing circuit 60 receiving the special effect preparation request signal performs the preparations for performing the special effect processing and, when the preparation is completed, outputs a preparation completion notification to the recording and reproduction control circuit 34. The recording and reproduction control circuit 34 and the AV data input/output control circuit 10<sub>j</sub> return the preparation completion notification signal to the external apparatus 2<sub>i</sub> as the control signal S10a<sub>j</sub>.

The external apparatus 2<sub>i</sub> receiving the preparation completion notification signal designates the audio and/or video data A (Fig. 11A) and B (Fig. 11B) to be covered by the fade-in and fade-out editing, etc. designates the contents of processing (fade-in and fade-out processing, etc.), and outputs a special effect content package notification signal for requesting the start of processing to an AV data input/output control circuit 10<sub>j</sub>. The AV data input/output control circuit 10<sub>j</sub> and the recording and reproduction control circuit 34 output the special effect content package notification signal to the data processing circuit 60 (62).

The data processing circuit 60 (62) receiving the special effect content package notification signal outputs a recognition/processing start notification to the recording and reproduction control circuit 34. The recording and reproduction control circuit 34 and the AV data input/output control circuit 10<sub>j</sub> output the recognition/processing start notification to the external apparatus 2<sub>i</sub>.

The data processing circuit 60 outputs a region notification request for requesting the notification of the recording region in which the audio and/or video data A and B are recorded to the recording and reproduction control circuit 34, and the recording and reproduction control circuit 34 outputs the region notification signal indicating the recording region in which the audio and/or video data A and B are recorded to the data processing circuit 60.

The data processing circuit 60 outputs a region request signal for requesting the allocation of recording regions of the recording medium of the storage device 26 for recording the processed audio and/or video data to the recording and reproduction control circuit 34.

The recording and reproduction control circuit 34 received the region request signal outputs the region allocation signal for allocating the recording regions of the recording medium of the storage device 26 for recording the processed audio and/or video data to the data processing circuit 60.

The data processing circuit 60 designates the recording region of the audio and/or video data A and B based on the region notification signal and outputs a reproduction command signal for requesting the reproduction of the audio and/or video data A and B to the storage device 26.

The storage device 26 reproduces the audio and/or video data A and B (not illustrated in Fig. 12) based on the reproduction command signal and sequentially outputs the same to the data processing circuit 60. The data processing circuit 60 performs the fade-in and fade-out processing, etc., shown in Figs. 11A to 11H with respect to the audio and/or video data A and B input from the storage device 26.

The storage device 26 outputs a reproduction completion notification signal to the data processing circuit 60 at a point of time when the reproduction is completed.

The data processing circuit 60 outputs a recording command signal for designating the recording region in which the processed audio and/or video data are to be recorded to record them at the storage device 26 based on the region allocation signal.

The storage device 26 sequentially records the audio and/or video data input from the data processing circuit 60 based on the recording command signal.

When the recording of the audio and/or video data is ended, the storage device 26 outputs a recording completion notification signal to the data processing circuit 60. The data processing circuit 60, the recording and reproduction control circuit 34, and the AV data input/output control circuit 10, output the recording completion notification signal to the AV data input/output control circuit 10.

Note that, it is possible to store the audio and video data A', C, B' shown in Fig. 11G as the processed audio and/or video data with respect to the allocated area in the storage device 26 or store only the audio and/or video data as the processed audio and/or video data with respect to the allocated area in the storage device 26. The method of reproduction of the audio and/or video data when storing only the audio and/or video data C as the processed audio and/or video data with respect to the allocated area in the storage device 26 and afterward obtaining the processed audio and video A', C, B' from the storage device 26 will be explained. In this case, first it reproduces the audio and/or video data to the point shown in Fig. 11A based on the data received

from the recording and reproduction control circuit 34 and indicating the area in which the audio and/or video data is stored, then reproduces the audio and/or video data C shown Fig. 11E performed by the special effect

5 processing and stored in the designated area, and then it reproduces the audio and/or video data B from the point Q shown in Fig. 11A to be able to get the processed audio and/or data A', C, B'. In this case, it is not need to store the audio and/or video data A', B' to the storage 10 26, so that it is possible to use the capacity of the storage device 26 efficiently.

Note that, in the data recording and reproduction apparatus 3, as shown in Fig. 13, n number of external apparatuses 2<sub>1</sub> to 2<sub>n</sub> are connected and all of the external apparatuses 2<sub>1</sub> to 2<sub>n</sub> can utilize the special effect 15 processing by the data processing circuit 60.

Further, a configuration wherein the data recording and reproduction apparatus 3 has a plurality of AV data processing circuits 60 is also possible.

20 Further, modification the same as those shown in the first embodiment and the second embodiment are also possible with respect to the data recording and reproduction apparatus 3 shown in the third embodiment.

According to the above explained illustrative audio 25 and/or video data recording and reproduction apparatus of the present invention, in a broadcasting system of a television broadcasting station, the size and functions of the server system for the audio and/or video data can be changed in accordance with the size of operations of 30 the individual television broadcasting station or the type of operations to which the broadcasting system is applied in the same television broadcasting station, the change of the functions and configuration is easy, the expandability is high, and the cost is low.

35 Further, in an editing system using the above explained illustrative audio and/or video data recording and reproduction apparatus according to the present invention, it is possible to supply the audio and/or video data serving as stock for a plurality of editing apparatuses in an editing system and record the edited data and in addition possible to share use of an expensive data processing means for editing among these editing apparatuses and consequently lower the cost of the editing apparatus.

45

### Claims

1. A video data recording and reproduction apparatus 50 having:

a recording and reproducing means for recording and reproducing video data with respect to a storage medium;

55 a plurality of input/output control means for receiving a control signal from an external apparatus and inputting and outputting said video data between said recording and reproducing

means and said external apparatus based on said control signal; and a data processing means for performing predetermined special effect processing on said received video data based on said control signal received from said external apparatus via said input/output control means and supplying said processed video data to said recording and reproducing means.

2. A video data recording and reproduction apparatus as set forth in claim 1, wherein

said recording and reproducing means responds to said control signal from said external apparatus via said input/output control means and supplies to said data processing means, data indicating the area on said storage medium in which video data to be reproduced is stored and the data indicating the area on said storage medium in which video data processed by the special effect processing by said data processing means is stored and said data processing means makes said recording and reproducing means reproduce said video data based on the received data indicating said area and makes said recording and reproducing means store said video data processed by the predetermined special effect processing to said storage medium.

3. A video data recording and reproduction apparatus as set forth in claim 2, wherein

said data processing means makes said recording and reproducing means store only the video data in a video period processed by the predetermined special effect processing.

4. A video data recording and reproduction apparatus as set forth in claim 3, wherein

when said input/output control means receives a request for reproduction of video data processed by the predetermined special effect processing from said external apparatus, said recording and reproducing means reproduces the video data in a video period processed by the predetermined special effect processing and the video data to be assigned forward and backward thereof based on the data indicating the area received from said recording and reproducing means.

5. An audio and/or video data recording and reproduction apparatus having:

a recording and reproducing means for recording and reproducing audio and/or video data with respect to the storage medium; a plurality of input/output control means for receiving a control signal from an external appa-

ratus respectively and inputting and outputting said audio and/or video data between said recording and reproducing means and said external apparatus based on said control signal; and a data processing means for performing predetermined special effect processing on said received audio and/or video data based on said control signal received from said external apparatus via said input/output control means and supplying said processed audio and/or video data to said recording and reproducing means.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9





FIG. 10






FIG. 11A

FIG. 11B

FIG. 11C

FIG. 11D

FIG. 11E

FIG. 11F

FIG. 11G

FIG. 11H

FIG. 12






FIG. 13





(19)

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

EP 0 781 039 A3

(12)

## EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
05.01.2000 Bulletin 2000/01

(51) Int Cl. 7: H04N 5/222, G11B 27/031,  
H04N 5/262

(43) Date of publication A2:  
25.06.1997 Bulletin 1997/26

(21) Application number: 96309238.2

(22) Date of filing: 18.12.1996

(84) Designated Contracting States:  
DE FR GB IT NL

• Fujita, Hiroyuki, c/o Sony Corp. Int. Prop. Dept.  
Shinagawa-ku, Tokyo 141 (JP)

(30) Priority: 21.12.1995 JP 33370395

• Kojima, Yuichi, c/o Sony Corp. Int. Prop. Dept.  
Shinagawa-ku, Tokyo 141 (JP)

(71) Applicant: SONY CORPORATION  
Tokyo 141 (JP)

(74) Representative: Pratt, Richard Wilson et al  
D. Young & Co,  
21 New Fetter Lane  
London EC4A 1DA (GB)

(72) Inventors:


- Ito, Norikazu, c/o Sony Corp. Int. Prop. Dept.  
Shinagawa-ku, Tokyo 141 (JP)

### (54) Audiovisual data recording and reproduction apparatus

(57) In a video data recording and reproduction apparatus a plurality of input/output control circuits (10<sub>1</sub>...10<sub>n</sub>) control the input and output of video data between the recording and reproducing apparatus and an external apparatus based on a control signal received from

the external apparatus. Predetermined special effect processing is performed on the video data reproduced from a storage medium (26) by the recording and reproduction apparatus. The recording and reproduction apparatus stores the processed video data on the storage medium.

FIG. 3



European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number

EP 96 30 9238

DOCUMENTS CONSIDERED TO BE RELEVANT									
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)						
X	EP 0 667 710 A (SONY ELECTRONICS INC) 16 August 1995 (1995-08-16)	1,5	H04N5/222 G11B27/031 H04N5/262						
Y	* abstract * * column 5, line 35 - column 7, line 24 *	2-4							
X	US 5 307 456 A (MACKAY MICHAEL T) 26 April 1994 (1994-04-26)	1,5							
Y	* column 6, line 3 - column 6, line 10 * * column 6, line 32 - column 6, line 49 * * column 9, line 15 - column 9, line 31; figures 17-22 *	2-4							
Y	EP 0 615 244 A (MATSUSHITA ELECTRIC IND CO LTD) 14 September 1994 (1994-09-14) * page 3, line 16 - page 3, line 47; figures 4,20,40 *	2-4							
Y	US 4 746 994 A (ETTLINGER ADRIAN B) 24 May 1988 (1988-05-24) * abstract * * column 3, line 26 - column 4, line 11; figure 1 *	2-4							
A	WO 95 25400 A (SONY CORP; FUJITA HIROYUKI (JP); TAKANO MASAYUKI (JP); YAMAUCHI SH) 21 September 1995 (1995-09-21) * figures 1,2,7,9 * -& EP 0 715 460 A (SONY CORP) 5 June 1996 (1996-06-05)	1-5	H04N G11B						
<p>The present search report has been drawn up for all claims</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">Place of search</td> <td style="width: 33%;">Date of completion of the search</td> <td style="width: 34%;">Examiner</td> </tr> <tr> <td>MUNICH</td> <td>8 November 1999</td> <td>Brandenburg, J</td> </tr> </table> <p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone    Y : particularly relevant if combined with another document of the same category    A : technological background    O : non-written disclosure    P : intermediate document</p> <p>T : theory or principle underlying the invention    E : earlier patent document, but published on, or after the filing date    D : document cited in the application    U : document cited for other reasons    &amp; : member of the same patent family, corresponding document</p>				Place of search	Date of completion of the search	Examiner	MUNICH	8 November 1999	Brandenburg, J
Place of search	Date of completion of the search	Examiner							
MUNICH	8 November 1999	Brandenburg, J							

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 96 30 9238

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on. The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

08-11-1999

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
EP 0667710	A	16-08-1995	US 5535137 A JP 7298139 A	09-07-1996 10-11-1995
US 5307456	A	26-04-1994	US 5148154 A DE 69131065 D DE 69131065 T EP 0489576 A EP 0786716 A EP 0786717 A JP 4307675 A	15-09-1992 06-05-1999 04-11-1999 10-06-1992 30-07-1997 30-07-1997 29-10-1992
EP 0615244	A	14-09-1994	JP 6267246 A JP 7203344 A JP 7203296 A DE 69419549 D US 5539527 A	22-09-1994 04-08-1995 04-08-1995 26-08-1999 23-07-1996
US 4746994	A	24-05-1988	NONE	
WO 9525400	A	21-09-1995	EP 0715460 A	05-06-1996

EPO FORM P0458

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**